I. INTRODUCTION
V ERY LARGE SCALE INTEGRATION signal processing systems are often classified into analog, digital or mixedmode. With an emphasis on low power real-time VLSI, there has been an intense discussion as to how much processing should be done in analog and how much in digital to achieve optimum performance [1] . Missing in most of these discussions is the fact that it is the design of the algorithm that gives an advantage to either analog or digital implementation. Certain algorithms map well to analog, while others map well to digital hardware.
There is another class of signal processing algorithms [2] - [6] that requires an entirely new hardware design paradigm. These algorithms necessitate an event based, asynchronous signal processing approach where the signal can take only discrete values, but is continuous in time. For example, signal could be quantized to two discrete levels, and change value at the event of a zero crossing. This paradigm is called continuous-time discrete-signal (CTDS) signal processing. It is a mixed-mode approach whereby algorithms exploit the robustness of discrete signal representations but preserve the continuity of events in the time domain. CTDS signal processing can only be approximated in a digital Manuscript received June 15, 1995;  revised August 16, 1996 . This work was supported by the National Science Foundation under Grant ECS-9313934 (P. Werbos, Program Monitor), by the Center for Language and Speech Processing at Johns Hopkins University, and by Lockheed-Martin Corporation. This paper was recommended by Associate Editor S. Kiaei.
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implementation by using a fast clock and thus oversampled in time. By using event based computation, unnecessary power dissipation can be eliminated by avoiding high-speed global clocks and associated unnecessary switching events. The signal representation, and the system organization that follows from it, is similar to self-timed asynchronous digital design methodologies [7] and also with the address event representation (AER) [8] for interchip communication [9] , [10] . A small CTDS system for centroid computation of visual stimuli was also presented in [11] . An analog VLSI event based system for speech processing and feature extraction has also been reported in [12] . However, in the latter system, a digital clock is used to provide time-stamp to each zero crossing and the spectral shape is extracted by relying on tuning characteristics of the cochlear filters.
There is evidence that biological systems employ an analogous representation [13] that is natural when computation must rely on individual components (neurons) that have limited intrinsic bandwidth, have a limited dynamic range and operate without global clocks. In particular, the location of zerocrossings of a signal in the time domain reveals much of its characteristics in the spectral domain [14] . An appropriately smoothed version of the time interval between consecutive zero crossings yields the inverse of a dominant frequency present in the signal [2] . Inner-hair cells attached to the basilar membrane [15] , [16] are believed to encode the formant and tone information from audio signals through such zerocrossing intervals. Neural models of auditory processing in the inner-hair cells using level-crossing signal representations have been presented in the literature [5] , [6] . In Ghitza's model [5] , output from time interval measurements between level crossings are aggregated across cochlear channels to produce an ensemble interval histogram (EIH) spectral measure that has robust properties in the presence of noise. This paper presents a compact subsystem for accurate and real time measurement of level-crossing time-intervals. The subsystem is suitable for multiresolution feature extraction from an analog cochlear filter bank. The CTDS approach deviates from the standard approach where audio signals are digitized by an analog to digital converter and the signal processing is performed by a specialized digital signal microprocessor [17] . The inputs of the subsystem are analog as it interfaces to a silicon cochlea [18] , [19] and the outputs are also analog as they will be subsequently processed by 1057-7130/97$10.00 © 1997 IEEE feature aggregation and dimensionality reduction functional blocks [20] followed by a vector quantizer.
An array of nine basic cells, each of which can be tuned for a given range of frequencies corresponding to one cochlear output channel, has been fabricated and tested. The area for the basic cell is (120 m 227 m) and thus, allows for ultimately dense integration of a complete auditory-based signal processing subsystem. The output of the subsystem produces a voltage proportional to the time interval between consecutive upward crossings of the input signal with respect to a reference level, sampled at the end of every interval.
II. CIRCUIT DESCRIPTION
The basic functional elements of the circuit cell are shown in Fig. 2 . Essentially, the cell integrates a constant supplied current onto capacitor over the time interval between consecutive upward level crossings. The capacitor voltage on is sampled and held onto at the end of the interval, while almost simultaneously resetting the capacitor voltage on for integration in the next cycle. Thus, at any time the output voltage ( ) is a measure of the most recent level crossing interval. The comparator serves to indicate the location in time and the polarity of the level crossings. The most complicated part of the circuitry is the self-timed control logic which ensures that the capacitor voltage is reset after the output is sampled and held. The sampling and resetting should occur in a very short time interval at every upward level crossing. The time needed to sample and reset the capacitor voltage will ultimately limit the maximum frequency of time-to-voltage conversion. The different components are now described below.
A. The Comparator Circuit
The comparator circuit is shown in Fig. 3 . It consists of a standard two-stage differential input CMOS amplifier, without frequency compensation. Although this circuit topology is typically used in above threshold MOS designs, transistors and are biased in the subthreshold region. Small-signal analysis of the comparator, using device sizing of Fig. 2 and typical values for the early voltage in a 2 m process, yields a dc voltage gain of the order of 3 10 . However, a large signal analysis reveals a strong asymmetry in the transient behavior. A much larger output current results from (which is driven above threshold when the signal is high) compared to the fixed subthreshold current supplied by . Therefore, the rise time of the comparator is several orders of magnitude smaller than its fall time, which is slew-rate limited. This asymmetry is used to create a refractory period in the response of the comparator, during which no second positive transition can be registered. It plays an equivalent role to refractory period in a neuron, avoiding spurious transitions due to noise. The duration of the refractory period can approximately be written as (1) where is the load capacitance (mostly parasitics) at the output of the comparator, and are the supply voltages, and is the drain current in the transistor . The value for the refractory period cannot exceed the least time separation between consecutive positive transitions. For audio applications, the least time interval of interest is of the order of 25 s. With an estimated parasitic load capacitance of 40 fF on the Cmp output node, it would require the drain current of to be 8 nA, which necessitates subthreshold operation for a square MOS device in 2-m technology.
B. Self-Timed Control Pulse Generator
The circuit for generating the sample-and-hold (S/H) and reset pulses is shown in Fig. 4 . A time delay element is realized using the transistors to . Transistors and are biased in subthreshold, and can set the rise and fall times of the output from a fraction of a microsecond to several milliseconds as controlled by the bias voltages Bias and Bias . Because of this delay, the NAND gate is active low during the upward transition of the input Cmp. At that instant, a pulse is generated with a width approximately equal to the fall-time delay in the delay element.
As noted above, the comparator implementation shown in Fig. 3 has a very short rise-time but a fairly long fall time. The rise time of the delay element is chosen to be longer than the comparator fall time, to avoid a spurious pulse at the output of the NAND at the falling edge of the comparator output. The fall time, which is controlled by Bias at the gate of sets the width of the S/H pulse.
The circuit for generating the reset pulse is essentially identical to that just described for generating the S/H pulse, with the exception that the second delay element is configured for no delay in the upward transition of the input. The configuration ensures that a reset pulse is generated even for very short duration sample-and-hold pulses. The bias voltage Bias at the gate of the transistor controls the width of the reset pulse.
C. Sample-and-Hold
The sample-and-hold (S/H) circuit in Fig. 2 is implemented in standard form, using an input voltage buffer, a switch, a hold capacitor , and an output voltage buffer. The dummycompensated complementary switch is driven by the S/H and S/H control signals. Presently, the buffers are implemented as differential transconductance amplifiers with unity-gain feedback, and are hence slew-rate limited. For a nonstationary input the output voltage not only depends on the voltage on when the S/H pulse arrives, but also on the slew rate of the first buffer in the presence of the load . In case the interval between level-crossings changes significantly from period to period, slew rate may be a limiting factor in the performance of the circuit. In particular, the maximum change in output voltage between consecutive periods is given by (2) where is the duration of the sample-and-hold pulse, and is the bias current in the S/H transconductance buffer. For a quasi-periodic input, the steady state output voltage , relative to the reset voltage , is given by the discharge current integrated on capacitor over the level crossing time interval
. Ignoring the output conductance of the current source and the finite width of the reset pulse, is approximately given by (3) where is the offset voltage of the sample-and-hold output circuit. In the current design, is the drain current of a MOS transistor in subthreshold. The value of the current is controlled by the gate voltage of that transistor. Therefore, is an exponential function of .
Thus, for an array of level crossing circuits, if are linearly spaced from channel to channel (e.g., through a resistive polysilicon wire), then the operating center frequencies of such an array will be linearly spaced on a log-scale. This is desirable for multiresolution signal analysis [3] .
Another useful characterization of the circuit is the maximum bandwidth (in decades) for which the cell produces a useful output. The constraints result from power supply limitations and the resolution of the measurement equipment. Taking frequency as reciprocal of the period, and dividing (5) for the maximum and minimum values of gives (6) where the minimum and maximum output voltages and are determined by the power supply and the range of operation for the S/H, and is the resolution limit due to the noise in the circuit and the measurement equipment.
III. EXPERIMENTAL RESULTS
An array of nine circuit cells has been fabricated through MOSIS. A micrograph of the chip, is shown in Fig. 5 . Common control signals are provided to all cells, except for the bias voltage . Bias voltages are tapped from equally spaced points on a polysilicon wire that is used as a resistive voltage divider. Voltages at the two ends of the polysilicon wire may be controlled externally, thus locally controlling the discharge current in the individual cells.
A. Temporal Response
Fig . 6 illustrates the response of a single cell when a frequency modulated signal is applied to the input. An input with minimum frequency of 1 kHz and a maximum frequency of about 4 kHz is used, with a triangular modulation at 50 Hz. It can be seen that the output voltage is nearly triangular, with a value proportional to the input frequency.
B. Tuning Characteristics
From (3), the relationship between and is expected to be linear, and slope proportional to the discharge current . Plots of the output voltage versus the period of a periodic input signal are shown in Fig. 7(a) , for three different values of (see Fig. 2 ). As shown, the bias voltage setting allows to scale the linear frequency versus output voltage response over a wide range of frequencies. The output sensitivity is defined as the change in output voltage in response to a unit change in period . From (3), the quantity is equal to
. The recorded output sensitivity as a function of bias voltage is shown in Fig. 7(a) . The exponential relationship between the and derives from the fact that in subthreshold region of operation, the saturation drain current of a MOS transistor is exponential in the gate voltage .
C. An Array of Zero Crossing Cells
By applying a uniform linear voltage gradient across the polysilicon wire that provides , an exponential distribution in bias current of the cells is obtained. Using this arrangement, each cell can be tuned to a particular range of frequencies in the corresponding input signal, whereby the center frequencies of the cells are spaced uniformly in the log frequency domain. The motivation is to interface the array of level crossing cells directly with outputs from a cochlear filter bank with matched center frequencies. As a proof of concept, a linear gradient in is constructed by tapping the bias voltages on equally spaced points along a resistive polysilicon line. The maximum and the minimum values of , defining the corner frequencies, are applied at the ends of the resistive line. A frequency sweep in the audio range is input to the whole array. The resulting outputs are shown in Fig. 8 . The useful frequency range of each cell is about a decade, suitable for use with cochlear filter banks which typically have bandwidths less than an octave per channel.
D. Power Consumption
The total power consumption can be broadly divided into two separate components. The first component is fixed. It is due to the constant bias currents in the comparator, the time-interval computation block, and the sample-and-hold. The value for these bias currents is determined by applying the criterion that the circuit should function in the worst case scenario. The second component of power consumption is due to the switching in the control-pulse generator. The main component of this dynamic part is the power consumption due to short circuit current generated from the slow transition of the time delay element. Since the amount of switching is proportional to the input frequency, this component is directly proportional to the average input frequency. Thus the total power consumption can be written as (7) For power measurement, the comparator is biased such that it continues to function properly for input frequencies up to 40 kHz. The bias current in the S/H is set large enough to allow instantaneous changes in level-crossing-intervals to be recorded. The experimental data for power consumption is shown in Fig. 9 . The estimated values of and are 7.4 W and 1.64 nW/Hz, respectively. For the speech input frequency range (less than 8 kHz) the power consumption is less than 20 W.
IV. CONCLUSION
An integrated circuit, small system design for an event driven paradigm in signal processing has been proposed and demonstrated experimentally. This is a compact and lowpower quasi-analog VLSI system for real time level-crossing time interval measurement. Subthreshold exponential characteristics of the MOS transistor that controls tuning and real-time operation make arrays of these cells particularly suitable to multiresolution signal processing based on models of the mammalian cochlea. The time interval computation block of Fig. 1 could be replaced by an "average computation" to get the stabilized zero-crossing representation [3] or by the "spatial derivatives" [21] to model the lateral inhibition in neural networks.
Power consumption and robustness are key issues in the development of speech-processing devices for portable applications. A compact VLSI circuit has been presented that exploits the robustness [2] of zero-crossing-based signal processing at a very low power cost. The power consumption of the circuit is small because of two reasons. First, since the application involves audio-frequencies, is has been possible to use inherently low power subthreshold CMOS circuits. Second, due to the asynchronous self-timed design, unnecessary switching has been eliminated.
